Software Technology that Deals with Deeper Memory Hierarchy in Post-petascale Era

> PI: Toshio Endo (Tokyo Tech) Co-PI: Hiroko Midorikawa (Seikei Univ)

> > Yukinori Sato (Tokyo Tect)

Motivation: Memory Wall Problem in Post-Peta Era

- HPC community is going to Post-peta/Exascale era
- "Memory wall problem" introduces trade-off among "Flop/s", "Byte/s" and "Byte" (problem size)



MemoryCREST: Overview

Goal: To achieve extremely high-speed&large simulations by the co-design approach





╋

HPC Architecture with hybrid memory devices

Algorithm layer

• Stencil kernels w/ temporal blocking



Stencil Computations

Important kernels for various simulations: CFD, Materials...



Naïve implementations lacks memory access locality → How can we harness memory hierarchy for fast&large simulations?

Locality Improvement in GPGPU Stencils [IEEE Cluster 13]

Blocking/tiling techniques are good, but "spatial" blocking is still insufficient

→ Temporal blocking (TB) is a key technology [Wolf 91] [Datta 08]... w/ Temporal blocking (3 steps)
Optimized temporal blocking

	Step 1	Step 2	Step 3	Step 4
				• • • • • •
\checkmark	• • • • • • • •			• • • • • • • •

Step 1 Step 2 Step 3 Step 4

Simulated time

• TB is originally for cache usage improvement. We adopted it to exceed GPU



With optimized TB, 20x larger domain size is successfully computed with very little overhead 6GB (GPU mem size) → 125GB

Horizontal and Vertical Memory Extensions for Large Data Applications Midori

An Out-of-core Stencil Algorithm using Cache, DRAM, and Flash SSDs

Large Problem Size beyond the Total Capacity of DRAM of Nodes in a Cluster Maximum Problem Size = Local SSD Capacity x Num of Nodes



Blk-Tune

Just-in-Time Automatic Blocking Size Setting to increase data access locality for Flash-based Stencil Computing

In runtime, the Blk-Tune selects the optimal set of spatial and temporal blocking sizes for given platforms and problem parameters to minimize the amount of I/O traffic to Flash



determined. They are used as the parameters of stencil programs in the backend.

Midori

Towards Automatic Temporal Blocking by Extending Polly/LLVM [LLVM-HPC'17]



- Temporal blocking is expressed as loop transformation
- \rightarrow in order to reduce programming costs, polyhedral compilers are promising



But ... temporal blocking introduces "skewed" block shapes, which are not supported in all those compilers → We extended Polly/LLVM!

Our new tool creates a loop scheduling that expresses TB. 1D 3Point case is:

 $[n, timestep] \rightarrow \{ S1[t, x] \rightarrow [T, 0, bx, t, 0, x] : (T \% 13 = 0 and T <= t < T + 13 and ((x + (1 * (12 - (t - T)))) \% 624 < 312 + 2 * (1 * (12 - (i0 - T))) and bx = floor((x + (1 * (12 - (t - T)))) / 624))) and 2*floor((t)/2) = t and 2 <= t < timestep; S1[t, x] \rightarrow [T, 1, bx, t, 0, x] : (T \% 13 = 0 and T <= t < T + 13 and ((x + (1 * (12 - (t - T)))) \% 624 >= 312 + 2 * (1 * (12 - (t - T)))) \% 624 >= 312 + 2 * (1 * (12 - (t - T)))) \ and bx = floor((x + (1 * (12 - (t - T)))) / 624))) and 2*floor((t)/2) = t and 2 <= t < timestep \}$



Performance of 2D 5point Stencil

- codes with TB are successfully generated
- Similar performance with handtuned code
- Future: Transforming real apps!!

PATT: Polyhedral compilation based AuTo Tile size optimizer

Loop tiling size selection is still a open problem because it depends on application's memory access patterns and the underlying hierarchical memories on each platform



Performance widely varies with loop tile size



As a preliminary evaluation on many core CPUs (KNL), we observed the performance degradation due to scalability issues



We propose an autotuning mechanism capable of load balancing among threads running on a many core CPU



It can achieve in average 1.4 times to 2.3 times speedup without the case of no tile size consideration (32x32x32, Polly's default tile size)



(a) A typical space traversal

(b) A space traversal with loop tiling

PATT (Polyhedral compilation based AuTo Tile size optimizer): Automate tiling using open source Polyhedral compiler and search the optimal parameters for tile size coupling with autotuning technique Sato

Transparent performance tuning on ExanaDBT

ExanaDBT: A dynamic binary optimizer based on Polyhedral model

- It transparently optimizes executable binary code at runtime
- Implemented based on LLVM compiler toolchains
- Just connecting these tools, polyhedral optimizer always failed due to the structural gaps among x86 ISA and LLVM IR
- We investigate the reasons behind them and attempt to perform transparent polyhedral optimization including loop tiling, vectorization and parallelization



We have developed a toolchain that lifts up the binaries to the one capable of polyhedral optimization

- From the results, we find that ExanaDBT successfully performs dynamic optimization
- It contribute to 3.2x in 1-thread and 11.9x speedup in 16-thread execution in average from unoptimized serial code.

[CF'17] Yukinori Sato, Tomoya Yuki and Toshio Endo, "ExanaDBT: A Dynamic Compilation System for Transparent Polyhedral Optimizations at Runtime", ACM International Conference on Computing Frontiers 2017. 10 pages.



Sato



Our toolchain for performance tuning

Sato



Memory locality analysis using Exana tool

Sato



Yukinori Sato, Shimpei Sato and Toshio Endo. Exana: An Execution-driven Application Analysis Tool for Assisting Productive Performance Tuning. The Second Workshop on Software Engineering for Parallel Systems (SEPS), co-located with SPLASH 2015.

Exana-C2Sim: A cache-line conflict detector and its application to performance tuning



We develop a special cache simulator for diagnosing occurrences of conflict misses and a simple workflow to get rid of them

- Concurrent dual cache simulation: Detecting conflict misses using both of the ideal Fully Associative cache and the actual Set Associative cache
- **Reasoning mechanism**: Revealing the source of conflict misses together with memory-object relative profiling
- Advanced cache modeling: Modeling slice structures in L3 cache and physical address translation



Effects of advanced cache modeling

Ratio of cache conflicts and their source of occurrences

malloc[#3]	total=level,locations of contil	CTS
> mal	dloc[#3] cnt= 308503621, 17620466, 0, originPC= 40	08a2
> mal	dloc[#1] cnt= 9951731, 107283, 0, orginPC= 400898	
-> mai	Also, we can link them t	to 1
013	ick(/iii/2006264, 4) citt= 0, 4, 0, originire= 400866	
malleafilli	1 wel-tostocotipor-in-courcesoc	<u>a</u>
malloc[#1]	1 total=1060 ocations in source sco	bde
malloc[#1] > mal] total=1060 Ocations in=Source & CC Iloc[#3] cnt= 10603920, 0, 0, originPC= 4008a2 2 total=115053 cnt=10603920, 0, 0, originPC= 400888	bde
malloc[#1] $\rightarrow mal$ malloc[#2] $m \ge mal$] total=106(OCATIONS in SOURCE CO [lloc[=3] ent= 10603920, 0, 0, originPC= 4008a2 conflictMissPC= 400888 4008c8 lloc[=3], cont=0, 115953, 0, originPC= 400852	bde
malloc[#1] > mal malloc[#2] > mal] total=1060 Cocations∞in source sco [lloc[=3] cnt= 10603920, 0, 0, originPC= 4008a2 2] total=115953 conflictMissPC= 400888 4008c8 [lloc[#3] cnt= 0, 115953, 0, originPC= 4008a2	bde
malloc[#1] > mal malloc[#2] > mal Reason cl	total=106f OCATIONS in SOURCE CO lloc[#3] cnt= 10603920, 0, 0, originPC= 4008a 1 total=115953 conflictMissPC= 40088a 4008c8 lloc[#3] cnt= 0, 115953, 0, originPC= 4008a2 llassification view:	bde
malloc[#1] > mal malloc[#2] > mal Reason cl	total=1064 OCA110DS-fn SOUTCE*SC IIIG(=3) c=t 1063920.0.0.001ginC= 40082 total=115953 confinetMissPC= 400884 4008c8 IIIoc[fa] c=t 0, 115953,0, originPC= 4008a2 Tastification view: sum inter-array intra-array scala	nde
malloc[#1] > mal malloc[#2] > mal Reason cl #conflict	1 total=1064[OCationSs-In Sources@CC lloc[s] cat=10603920.0.0.originIPC=4008a2 10da=115953 conflictMissPC=40088a 4008c8 lloc[s3] cat=0.115953, o.originPC=4008a2 lassification view: sum inter-array intra-array scala 347018393 (28984839 326124087	ar 4

Sato

Code tuning strategy for avoiding cache conflicts

	Tuning strategy	When
Opt.1	Intra-array padding insertion	To resolve intra-array conflicts
Opt.2	Use of hugetlbfs (2MB page)	To resolve conflicts in L2/L3 cache
Opt.3	Inter-array padding insertion	To resolve inter-array conflicts

Cache optimizations in doitgen

Speedup		
Original	1.00	
Opt.1	1.19	
Opt.1+Opt.2	1.21	
Opt.2	1.02	

Scalability for parallel threads and sensitivity to HW prefetch in Himeno

	HW PF	Speedup (**)
1 thread	off	1.62
1 thread	on	1.75
16 threads	off	1.50
10 threads	on	1.70
	(**) Opt.3	is performed

Cache optimizations in 3D-FDTD

Speedup		Based on the results of reasoning mechanism, we
Original	1.00	can productively find the locations for refactoring
Opt.3	1.32	and seamlessly achieve performance gain

[EuroPar'17] Yukinori Sato and Toshio Endo. An Accurate Simulator of Cache-line Conflicts to Exploit the Underlying Cache Performance. The 22nd International Conference on Parallel and Distributed Computing, Euro-Par 2017.



System software/Middleware

- HHRT (GPU⇔Host⇔SSD)
- mDLM
- mSMS
- vGASNet

HHRT for CUDA/MPI Apps [Cluster '14]

- Hybrid Hierarchical RunTime: A wrapper library for MPI + CUDA
 - It provides data swapping facility in memory hierarchy → Expands data size visible to applications
 - github.com/toshioendo/hhrt



- Execution model: Several (*n*) MPI processes share a single GPU
- *m*, # of processes that can run simultaneously, is smaller than *n*
 - Swapping is done per process (not per page)
- Process's data are swapped out to lower memory (host memory or Flash SSD)

HHRT does swapping, but does not locality improvement

 \rightarrow Programmers still need to implement locality improvement

Expanding Domain Sizes of Real-World Stencil Applications [IEEE ICPADS '15]





A city wind simulator based on Lattice-Boltzmann method by Onodera, Aoki

- A stencil application written in MPI+CUDA
- The simulation domains are allocated on GPU memory



Fast &Large simulations are

- achieved by the co-design approach!
- GPU device memory (fast but small) and host memory (large but slow) are automatically harnessed on top of HHRT middleware
- TBD: We see still overhead with large domains

Harnessing 3-Tier memory on HHRT: GPU⇔Host⇔SSD [Cluster '16]





20x larger stencil domains can be computed TBD: ~50% overhead with >64GB should be mitigated

mDLM (Distributed Large Memory) Midori

100.000

10,000

1,000

100

10

48

64

96

Rate (MB/s)

Stream Benchmark

STREAM, 14threads

DLM(page8MB), Protocol r77

Alloc Size (GB)

Copy

Add |

144 168 192 384 512

7-point temporal-blocking Stencil

Computing (128GiB mem/node, problem size : 64GiB – 512GiB)

Scale

Triad

Remote memory

Bandwidth

1.6GiB/s

(14 threads)

Local memory

Bandwidth

45GiB/s

(14 threads)

User-level remote memory paging for multi-thread programs

Page-Swap Protocol in mDLM



Programming Interface for mDLM



mSMS (Distributed Shared Memory)

Midori

for multi-node & multi-thread parallel programs

Performance (GFlops)

Communications in mSMS system threads



sms_startup(&argc, &argv);

```
// data allocation on a specific node
  array = (int*) sms_alloc(sizeof(int) * N, node);
  //or distributed data allocation on some nodes
  array = (int*) sms_mapalloc( dim, div, ....);
if (sms pid == 0){
                        // the first node
#pragma omp parallel for
  for ( i = 0; i < N/sms nproc; i++ ) {
       array[i] = i; .... multi-thread processing
```

```
}
```

int main()

else if (sms_pid == sms_nproc-1)//the last node { :

else{ // other nodes

} sms_shutdown(); Distributed static array declaration by MpC Translator

shared int a[NZ][NY][NX]::[NPROCS][1][1](0,NPROCS); int main (int argc, char *argv[])

```
int i, j, k;
int size = NZ / NPROCS;
int st = MYPID * size, en = (MYPID+1)*size;
```

mpc init();

```
#pragma omp parallel for private( j,k)
 for ( i = st; i< en; i++) //node parallel in z-dimension
```

for (j = 0; j < NY; j++)for (k = 0; k < NX; k++)a[i][j][k] = multi-thread processing

```
mpc_barrier();
mpc_exit();
```

OpenMP and pthread programming are available

Preliminary experiments in Tsubame3

7-point Simple Spatial-blocking

Stencil Computing

(128GiB data/node, 16-thread/node, 2 - 72 nodes double precision, problem size : 256GiB – 9.2TiB)



9.2 TiB-problem on 72 nodes achieves 892

GFlops, which is expected more when using a temporal-blocking algorithm

Large size problems can be easily implemented and executed on a cluster with highly productive programming environment



HPC Architecture with hybrid memory devices

 Feedback to design of TSUBAME3 supercomputer

Feedback of Results of Projects to New Supercomputer, TSUBAME3.0



- Operation of Tokyo Tech TSUBAME3.0 started in Aug 2017
 - 12 PFlops (DP) computation, 16PByte storage
 - 3-Tier memory hierarchy is expected to realize fast&large simulations



A TSUBAME3ノード

- Computation: 22TFlops
 - 4 P100 GPU, 2 Broadwell CPUs
- Memory Hierarchy
 - GPU: 16GB × 4, 0.7TB/s × 4
 - Host: 256GB, 154GB/s
 - NVMe SSD: 2TB, 2.6GB/s



Events

- Sep 17, 2014: 1st Memory Plus Workshop
 - 7 Invited talks, ~80 participants
- Aug 31, 2016: 2nd Memory Plus Workshop
 - Invited talks from Intel, NVIDIA, Toshiba. ~45 participants





Summary

Towards Extreme Big Simulations

- <u>Architecture</u>: Hierarchical Hybrid memory
- <u>System software</u>: Reducing programming cost
- <u>App. Algorithm</u>: Reducing communication



